In a JFET, increase in applied external bias to the gate causes? Mark as favorite Copy Link decrease in channel resistance increase in drain current decrease in drain current to achieve pinch-off voltage decrease in size of depletion regions Check Answer